



---

***1/3.7 inch NTSC/PAL CMOS Image Sensor with  
640 X 480 Pixel array***

---

**PC3030K**


*6<sup>th</sup> Floor, Gyeonggi R&DB Center, 906-5 Iui-dong, Yeongtong-gu,  
Suwon-si, Gyeonggi-do, 443-766, Korea  
Tel : 82-31-888-5300, FAX : 82-31-888-5398*

***Copyright © 2010, Pixelplus Co.,Ltd  
ALL RIGHTS RESERVED***

## 1/3.7 inch NTSC/PAL CMOS Image Sensor with 640 X 480 Pixel array

### ▶ Features

- ▷ 648 x 488 effective pixel array with RGB Bayer color filters and micro-lens
- ▷ Power supply  
AVDD : 2.8V, HVDD : 2.8V, CVDD : 2.8V
- ▷ Output formats
  - ◆ Composite Output mode
    - CVBS (NTSC/PAL)
  - ◆ Digital Output mode
    - max. VGA (640x480) YCbCr422/RGB565/RGB444 (progressive, 60 fps @ 54Mhz)
    - max. VGA (640x480) Bayer (progressive, 60 fps @ 27Mhz)
  - ◆ Analog/Digital Output mode
    - ITU-R. BT656 (720x240/288) (interlaced, 60 fields @ 27Mhz)
    - CVBS (30 fps @ 27Mhz)
- ▷ Image processing on chip  
Lens shading, Gamma/Defect/Color correction, Low pass filter, Color interpolation, Saturation, Edge enhancement, Brightness, Contrast, Special effects, Auto black level, Auto white balance, Auto exposure control and Back light compensation
- ▷ Frame size, window size and position can be programmed through a 2-wire serial interface bus
- ▷ VGA / QVGA / QQVGA / CIF / QCIF Scaling
- ▷ High Image Quality and Ultra low light performance
- ▷ I2C master include
- ▷ Motion detection support
- ▷ Alarm mode, Privacy mode support
- ▷ Artificial Intelligence power save mode
- ▷ Chip Address Selection PADS
- ▷ Horizontal / Vertical mirroring
- ▷ 50Hz, 60Hz flicker automatic cancellation
- ▷ Software Reset
- ▷ External Sync (Gen. Lock) support
- ▷ Off-chip Smart IR-LED control
- ▷ Crystal input support
- ▷ On chip regulator for DVDD
- ▷ CSP/CLCC/PLCC Package type supports



[Fig. 1] PIN Description

<b>Effective Pixel Array</b>	648(H) x 488(V)
<b>Pixel Size</b>	6 um x 6 um
<b>Effective Image Area</b>	3.8 mm x 2.9 mm (Diagonal 4.86)
<b>Optical Format</b>	1/3.7 inch, RGB Bayer filter
<b>Max. Clock frequency</b>	54 MHz
<b>Max. Frame Rate</b>	60 fps @ 640x480, YCbCr, 54Mhz 60 fps @ 640x480, Bayer, 27Mhz 60 field @ 720x240(288), YCbCr, 27Mhz 30 fps @ CVBS, 27Mhz
<b>Dark Signal</b>	30.7 [mV/sec] @ 60°C
<b>Sensitivity</b>	8.0 [V/Lux.sec]
<b>Power Supply</b>	Analog : 2.8V HVDD : 2.8V CVDD : 2.8V
<b>Power Consumption</b>	225.9 [mW] @ Dynamic 120.0 [uW] @ Standby
<b>Operating Temp.</b> (Fully Functional Temp.)	- 40 ~ 105 [°C] @ AT - 30 ~ 80 [°C] @ CT
<b>Dynamic Range</b>	64.4 [dB]
<b>SNR</b>	47.2 [dB]

[Table 1] Typical Parameters


**1/3.7 inch NTSC/PAL CMOS Image Sensor with 640 X 480 Pixel array**

**▶ Signal Environment**

PC3030K has 2.8V tolerant Input pads. Input signals must be higher than or equal to HVDD but cannot be higher than 2.8V. PC3030K input pad has built in reverse current protection circuit, which makes it possible to apply input voltage even if the HVDD is disconnected or floating. Voltage range for all output signals is 0V ~ HVDD.

**▶ Chip Architecture**

PC3030K has 648 x 488 effective pixel array and column/row driver circuits to read out the pixel data progressively. CDS circuit reduces noise signals generated from various sources mainly resulting from process variations. Pixel output is compared with the reset level of its own and only the difference signal is sampled, thus reducing fixed error signal level. Each of R, G, B pixel output can be multiplied by different gain factors to balance the color of images in various light conditions. The analog signals are converted to digital forms one line at a time and 1 line data are streamed out column by column. The Bayer RGB data are passed through a sequence of image signal processing blocks to finally produce YCbCr 4:2:2 output data. Image signal processing includes such operations as gamma correction, defect correction, low pass filter, color interpolation, edge enhancement, color correction, contrast stretch, color saturation, white balance, exposure control and back light compensation. Internal functions and output signal timing can be programmed simply by modifying the register files through 2-wire serial interface.



[Fig. 2] Block Diagram